For optical neural networks implemented with computer-generated planar holograms the space-bandwidth product of the hologram is a major consideration. Off-axis holograms can be fabricated with a single binary transmission mask. However, the carrier frequency greatly increases the space-bandwidth product. On-axis holograms use a lower space-bandwidth product to encode interconnections but require a multilevel phase transmission profile. Significant errors can result during the fabrication of multilevel phase structures. With modification of the on-axis geometry the effects of the fabrication errors can be reduced while a lower spacebandwidth product per interconnection is retained. The interconnection accuracy, the diffraction efficiency, and the sensitivity to fabrication errors are compared for the off-axis, on-axis, and modified on-axis diffraction geometries.
Introduction
Optics is a viable and competitive technology for the implementation of neural-network computing architectures, especially for large-scale problems that require enormous numbers of interconnections. Many types of optical approaches have been suggested and a few simple systems have been built, but no single approach has as yet proven to be superior. As with electronic implementations, one of the distinguishing characteristics of the network is whether the interconnection weights are dynamic or static. Dynamic interconnections permit on-line, whereas static interconnections require a prior or predetermined learning process to specify the interconnection strengths. We are interested in exploring systems with fixed interconnections. Our philosophy considers learning as part of the design process prior to production (and potentially mass production) of a system that accomplishes a specified task. In this context we investigate a system architecture based on a holographic interconnect between a two-dimensional (2-D) array of light emitters and a 2-D array of detectors. This generally four-dimensional interconnect is accomplished by a 2-D array of subholograms; each subhologram encodes the connections from a single source to all the detector inputs. This general type of optical system was first discussed by Jenkins 1 et. al. in the context of interconnection of digital-optical logic gates and later by Caulfield 2 in the context of neural networks. Although optical fabrication of the interconnection hologram is possible, there are a number of reasons for using computer-generated holograms instead. One of the most significant advantages of computer-generated holograms is that multilevel phase structures can be designed and built that yield an on-axis diffraction geometry. Added to this is the increased flexibility and the potential for more straightforward and accurate mass production.
Previously we discussed the capabilities and limitations of this optical neural-network system based, which is based on computer-generated holograms. 3 Here we focus on the diffraction geometry. Three diffraction geometries are considered: the standard off-axis geometry, the on-axis geometry, and a modified on-axis geometry. These are compared in terms of the following: the performance trade-off between interconnect accuracy and the space-bandwidth product (SBWP), the diffraction efficiency, and the sensitivity to fabrication error. In Section 2 we discuss the basic geometry. In Section 3 we discuss the performance of the hologram geometries in terms of the interconnect accuracy and diffraction efficiency. In Section 4 errors associated with the fabrication process are analyzed for the three diffraction geometries. The conclusions of the analysis are discussed in Section 5.
Description of Geometry

A. General System Geometry
The general system layout is depicted in Fig. 1 . In this system a 2-D array of neuron outputs is interconnected to a 2-D array of neuron inputs through a multifaceted planar hologram. An individual neuron within the 2-D array emits a light beam that illuminates a single subhologram The diffraction pattern produced by that subhologram provides the interconnections from that neuron to other neurons in the network. An array of subholograms, one subhologram for each neuron, encodes all the interconnections in the network. In Fig. 1 the outputs and inputs of the neurons are shown in separate planes. This could represent, for example, two layers of a feedforward network. For a feedback system the inputs and outputs would be combined into a single integrated device and the outputs directed to the inputs with the appropriate optics. In general, the interconnection weights in neural networks are bipolar. In this system, interconnection weights are encoded by light intensity. A differential pair of detectors is used at the input to the neuron: one to sum the positive signals and the other to sum the negative signals. Thus the polarity of the interconnection is encoded spatially. The neuron determines the difference signal between the differential pair and then implements a nonlinear response to generate the output signal.
In this system each subhologram is designed as a Fourier-transform hologram so that the interconnection pattern is independent of subhologram position. A linear shift in subhologram position produces a phase shift in the Fourier domain but does not affect the intensity pattern at the detector plane.
B. Off-Axis Diffraction Geometry
Optically fabricated holograms, as well as computer-generated holograms that are binary (either binary amplitude or binary phase), require a carrier frequency that results in an off-axis interconnection pattern The minimum carrier frequency required is equal to one half the size of the interconnection pattern. For this discussion we consider a carrier frequency equal to the size of the interconnection pattern in both the vertical and horizontal directions. This moves the interconnection pattern away from both the vertical and horizontal axes where significant energy is often encountered from the central diffraction order. Additional space in the diffraction pattern is used to buffer the interconnection pattern from higher diffraction orders. The geometry is illustrated in Fig. 2(a) . In this figure, white squares indicate valid detector locations. The outer limits of the diffraction pattern are set by the vertical and horizontal Nyquist sampling frequencies of the hologram. Beyond these limits, no unique information can be reconstructed from the hologram. The Nyquist frequencies are fixed by the pixel spacing in the hologram. For the geometry of Fig. 2 (a) the SBWP used is 16 times greater than the number of synaptic connections encoded by the hologram (i.e., there are 16 hologram pixels per interconnection).
C. On-Axis Diffraction Geometry
The use of off-axis holograms results in an awkward system geometry, especially for cascaded feedforward systems. In addition, the SBWP of an off-axis hologram is generally larger than the SBWP of an on-axis hologram, which increases the physical size of the optical system. An on-axis interconnection pattern can be produced by a multilevel phase hologram encoded without a carrier frequency. In general, no additional SBWP is required over and above that specified for the interconnection pattern; however, to buffer the interconnection pattern from higher diffraction orders, we can use additional SBWP, as in the off-axis case. For this discussion the holograms designed for the on-axis diffraction geometry have a fundamental SBWP that is 4 times higher than the number of interconnections encoded in the hologram. This geometry is illustrated in Fig. 2(b) .
D. Modified On-Axis Diffraction Geometry
For hologram fabrication with reactive-ion etch techniques, problems can occur during the etch process that produce incorrect phase values in the hologram. This results in an increased central diffraction order in the diffraction plane, which produces errors in the synaptic connections made to detector locations near the center of the diffraction plane and along the vertical and the horizontal axes of the diffraction plane. These fabrication errors can also force a partial Hermitian symmetry in the diffraction pattern. In addition to phase etch errors, the binary masks used in the fabrication to encode the multilevel phase information can become misaligned.
To avoid the problems of a large central diffraction order, we can construct a modified on-axis diffraction geometry by removing the connections that are made to detectors lying along the vertical and the horizontal axes of the diffraction plane. To overcome errors that produce Hermitian symmetry in the diffraction pattern, we need a nonsymmetric detector array and we need to eliminate alternate detectors. This geometry is illustrated in Fig. 2 (c). The SBWP of this geometry is the same as that in Fig. 2(b) . The only difference is that the detectors are spread more uniformly in the diffraction plane. 
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E. Hologram Geometry
The interconnection hologram is calculated by using a computer-generated hologram (CGH) algorithm. The goal of the hologram-generation algorithm is to produce a hologram that meets the fabrication constraints (e.g., finite SBWP, discrete number of phase levels, and minimum feature size) and the diffraction plane constraints (e.g., proper diffraction geometry, low error in the interconnection strengths, and high diffraction efficiency). Originally, computer-generated hologram algorithms were developed to produce holograms with a binary transmittance and were therefore constrained to the off-axis geometry. With new design methods, holograms with multilevel phase transmittances can be generated, which permit on-axis as well as offaxis diffraction geometries. Algorithms that iteratively produce phase holograms include those based on the Gerchberg-Saxton technique, 4,5 the simulated annealing technique, 6, 7 and a modified technique that consists of hologram generation with the Gerchberg-Saxton technique followed by a random-search error minimization. 3 We found that this last technique, which we call the Gerchberg-Saxton preconditioned random-search (GSPRS) technique, produces the lowest interconnection error and highest diffraction efficiency of all the techniques investigated. The GSPRS design algorithm was the only one used in this study.
One of the key factors that determines how accurately the hologram produces the desired interconnection pattern is the SBWP per interconnection. Clearly, the more hologram pixels used per interconnection, the higher the potential accuracy. The trade-off is that fewer interconnects can be achieved in a given hologram area. The increased SBWP of the hologram utilized in encoding carrier frequencies and/or buffered regions is not necessarily wasted. Greater analog accuracy in the interconnections can potentially be achieved because there are more degrees of freedom in the hologram. Another way of using SBWP to increase accuracy is to replicate the holograms vertically and horizontal. Hologram replication forces a confinement of diffracted light to the centers of the detectors. This decreases error and broadens the detector alignment tolerances. An alternative approach for forcing light confinement is to specify the interconnection pattern on a finer grid and to zero all points within a detector cell except for the center. In the Section 3 we show how error decreases as a function of the SBWP utilized.
Performance
To evaluate the performance of the three diffraction geometries, we defined a 64-point interconnection pattern, with half of the interconnection intensities set equal to 1 and the other half set equal to 0. The GSPRS technique was used to generate holograms encoding this interconnection pattern for the three geometries. All holograms for the on-axis geometries were designed as four-level phase-only holograms. For the off-axis geometry, we show results with both a binaryphase hologram and a four-level phase hologram. Holograms will a greater number of phase levels were tested but found to offer only modest gains in interconnection accuracy and diffraction efficiency. A Monte Carlo procedure using a random-phase distribution in the diffraction plane and a random-pixel update process for the random-search technique was used to generate many test holograms. The results presented represent the average properties of many holograms. To evaluate the performance of the holograms, diffraction patterns were numerically calculated for the various holograms, and the interconnection weights were determined by summing the signals within the simulated detector locations.
A. Rms Error
The performances of the three diffraction geometries were compared by using the root-mean-square (rms) error of the reconstructed synaptic weights. For an N-point interconnection pattern the rms error is calculated from the desired synaptic weights w ij and the weights reconstructed from the hologram ŵ ij and is described by Figure 3 is a graph of the rms error as a function of SBWP per interconnection for the three diffraction geometries. These are average values generated by many repeated simulations. The fundamental SBWP per connection was 4 (i.e., 256 hologram pixels were used to encode 64 connections) for the on-axis holograms and 16 for the off-axis holograms. The expansion in SBWP along the horizontal axis of Fig. 3 results from larger hologram replication factors. It is obvious that little improvement in interconnection weight accuracy is gained at a great expense in SBWP for large replication factors. Figure 3 illustrates that the onaxis geometries can achieve significantly better performance than the off-axis geometry at the lower SBWP values. This is critical in systems where a high density of interconnections is required. This figure also illustrates that the modified on-axis geometry produces interconnection weights of lower error than the other two geometries for moderately low SBWP. A lower rms error can be achieved with the off-axis geometry but at a great cost in SBWP per interconnection. In this figure, rms error represents the typical deviation in the intensity of a connection from its ideal value. For a typical hologram generated with the GSPRS, the maximum error for a single connection is approximately 10% greater than the rms error. Figure 3 also graphs the absolute lower bound on the rms error. This lower bound is derived by considering the number of information bits per connection. This is equal to the number of hologram pixels per interconnection multiplied by the number of bits per pixel (2 bits for a 4-level phase hologram). This curve is inversely proportional to the SBWP. The rms error for 1 bit of information is 1/ 12 , which represents the proportionality constant. While the rms error of the best holograms are much greater than the lower error bound, these results illustrate that the accuracy of the connections produced by the holograms is within an order of magnitude of the best accuracy that can be expected at low SBWP per interconnection.
B. Diffraction Efficiency
The diffraction efficiencies of the three geometries were also compared. The diffraction efficiency of a hologram is the fraction of diffracted light energy, I h (x,y) , falling on the detector array or region of interest (ROI), out of the total energy illuminating the hologram, I o . Mathematically, this is described as
Diffraction efficiencies of 46%, 39%, 26%, and 23% were found for the holograms designed for the on-axis, the fourlevel phase off-axis, the modified on-axis, and the binaryphase off-axis diffraction geometries, respectively. The onaxis geometry shows the highest diffraction efficiency, whereas the modified on-axis case has lower diffraction efficiency. This modified geometry appears to trade off some diffraction efficiency for improved accuracy. The binaryphase off-axis hologram has the lowest diffraction efficiency since its diffraction pattern is Hermitian.
Hologram Fabrication Issues
A. Fabrication Process
Once the data for an interconnection hologram have been generated, a transmission hologram is fabricated from the computed data. The fabrication process begins by breaking up the discrete, sampled phase values, H ij , into binary valued bit planes and then generating a separate binary transmission mask for each bit plane. 8 This results in m binary transmission masks when 2 m phase levels are encoded. The transmission profile of an individual binary mask is described by where rect(x/∆x,y/∆y) describes the transmission profile of an individual hologram pixel with dimensions ∆x and ∆y. The binary function bit(v,n) extracts the nth bit from the value v. For example, bit(v,1) would extract the least-significant bit from v, and bit(v,m) would extract the most-significant bit. Once a set of masks has been calculated, each binary mask can then be fabricated using electron-beam (ebeam) lithography. The next step of the process is to take the set of m binary masks and transfer the mask information to a glass substrate. The substrate is prepared and coated with photoresist. The binary mask representing the most-significant bit is photographically copied to the photoresist. The coated substrate is then developed. This is followed by reactive ion etch which removes the uncoated portions of the substrate at a controlled rate. By controlling the etch time, uncovered regions are etched to a depth that will produce a π phase difference with respect to the unetched regions.
After the etch, the remaining photoresist is stripped away. This produces a binary-phase hologram. If a multilevel phase hologram is to be fabricated, the process is repeated for the remaining masks. The transmission profile of the hologram fabricated with this process is described by
B. Effects of Pixel Shape
Ideally, the pixels produced during the hologram fabrication process should have a rect-function profile; each pixel should be a square well etched into a glass substrate with phase encoded by the depth of the well. However, a perfect rectfunction profile cannot be obtained during fabrication. Fabrication tends to smooth out the edges of the pixel's profile. If we assume that the effects produced by each processing step are uniform over the surface of the hologram mask, then we can describe each fabrication effect as a convolution operation. Processes that can degrade (i.e., smooth out) the pixel's profile include the e-beam fabrication process, photographic transfer of the e-beam mask profile to photoresist, and the reactive-ion etch process. The fabricated hologram can be modelled as
where G e-beam (ξ,η), G photo (ξ,η), and G etch (ξ,η) describe the degrading effects of each of the fabrication steps. In the diffraction plane (which is an inverse Fourier transform of the hologram), these effects produce a multiplication with the ideal response of the hologram, h(x,y). This is described by
For the ideal hologram, the rect-function profile of the hologram pixels produces a sinc-function roll-off of the intensity in the diffraction plane. Intensity roll-off is a diminution of the light intensity in the diffraction plane as a function of the distance from the optic axis. The fabrication effects increase this intensity roll-off causing less light to be diffracted to the outer regions of the diffraction plane than would be expected if the hologram pixels were perfect square wells. All of these multiplication factors can be combined into a single function, g fab (x,y), which models the effect of the pixel's profile on the diffraction pattern. If these effects are deterministic, then they can be compensated by dividing the original synaptic weight values by the intensity roll-off profile (i.e., sinc(x,y)g fab (x,y) ) before hologram generation.
Even if some error due to the pixel profile is not corrected during the hologram generation, intensity roll-off in the diffraction plane is not necessarily a serious problem for the performance of the optical neural network because the differential detectors for a single neuron input are adjacent to one-another so that the polarity of the difference signal is usually maintained.
C. Misalignment Errors
During the hologram fabrication process, the binary masks encoding the multilevel phase information can become misaligned. When this happens, the phase information for one hologram pixel overlaps a portion of another hologram pixel. This produces a high spatial frequency structure in the hologram. A hologram fabricated with misaligned masks can be modelled as
where ξ n and η n are the horizontal and the vertical misalignments for the nth binary mask.
The fabrication of holograms with varying amounts of misalignment was simulated for a set of test holograms designed for the three diffraction geometries. In Fig. 4 , rms reconstruction error is plotted as a function of the mask misalignment between the two binary masks used to fabricate the holograms. Two masks are used to fabricate a four-level phase-only hologram in each of the geometries. In this figure, results from holograms with a 2 x 2 replication factor are presented. Since the equivalent off-axis hologram has a SBWP that is four times greater than the on-axis geometries, results from the off-axis hologram with no replication are also presented in this figure; holograms of the on-axis geometry and 2 x 2 replication have the same SBWP as holograms of the off-axis geometry with no replication. Since the modified on-axis geometry has more detectors closer to the Nyquist frequency limits in the diffraction plane than the other two geometries, it is more susceptible to the high frequency error produced by mask misalignment. Figure 4 illustrates that the modified on-axis geometry is more sensitive to mask misalignment errors than are the other geometries. The rms error is minimum when the masks are properly aligned.
A typical mask misalignment is less than 0.2 µm. For 1-µm pixels, this corresponds to a fractional pixel width of 0.2 on the graph. A 0.2-µm misalignment in a single direction would increase the rms error by 40% for the modified on-axis geometry, 30% for the standard on-axis geometry, and less than 20% for the off-axis geometry. If there is a 0.2-µm misalignment in both directions, the rms error increases by 65% for the modified on-axis geometry. However, for holograms of the same SBWP, the modified on-axis geometry has the lowest rms error even with a 0.2-µm mask misalignment in both directions. Figure 5 illustrates the effect of mask misalignment on diffraction efficiency. Since mask misalignment introduces high-frequency structures in the hologram, more light is diffracted away from the optic axis. For this reason, diffraction efficiency is most sensitive to mask misalignment in holograms fabricated for the off-axis geometry.
D. Phase Step Errors
Errors in the fabricated phase level can occur during the etch process if the substrate is etched at an improper rate or for an incorrect time. This often produces a low spatial-frequency error in the hologram. A hologram fabricated with phase step-errors can be modelled as (8) where ε n is the phase-step error for the nth binary mask.
The fabrication of holograms with phase-step error was simulated for the three diffraction geometries. Figure 6 illustrates the rms reconstruction error as a function of phase-step error for holograms designed for all three geometries with a 2 x 2 replication factor. Results from off-axis holograms with no replication are also plotted. This figure plots the results for phase errors induced during the second of two etch cycles (i.e., errors were induced in the 90°-phase etch process). The phase-step errors in fabrication produce a sinusoidal response in the rms error as a function of phase-step error. This figure illustrates that the modified on-axis geometry is less sensitive to phase-step error than the straightforward onaxis geometry. This is expected since the phase-step errors produce an increase in light diffracted near the optic axis.
The diffraction efficiency for the three geometries is plotted in Fig. 7 as a function of phase-step error. This figure illustrates that phase-step error produces the greatest reduction in diffraction efficiency for the off-axis geometry. As mentioned earlier, phase-step error produces more error in the low-frequency response of the hologram, which results in more light diffracted to the region around the optic axis. This is evident in Fig. 7 . With the on-axis case the entire detection region lies within the center of the diffraction plane. Therefore, nearly all the misdirected light produced by the phase-step error continues to fall on the detector array. For the off-axis geometry, the increased phase-step error results in less light diffracted to the detection region since more light is diffracted to the center. Phase-step error in the fabrication of binary-phase holograms affects only the diffraction efficiency. Step Error (°) Fig. 7 . Diffraction efficiency as a function of phase-step error for holograms designed for the three diffraction geometries.
Conclusion
The on-axis diffraction geometry has some major practical advantages in terms of the layout of optical neural-network systems. The on-axis geometries also perform better than the off-axis geometry in terms of interconnection accuracy achievable at the lower SBWP per interconnection. This is desirable for building large-scale neural networks because the number of interconnects that can be implemented is inversely related to the SBWP per interconnect. The modified on-axis geometry is even better than the standard on-axis geometry in this regard. This advantage is gained at the price of reduced diffraction efficiency, but this may be a worthwhile trade-off in some applications.
The modified on-axis diffraction geometry was developed because it was expected to be less sensitive to fabrication errors than the standard on-axis geometry. This is indeed the case for the phase-step errors. This geometry is, however, slightly more sensitive to mask alignment errors than either the standard on-axis geometry or the off-axis geometry.
There is little to recommend the use of a multilevel phase hologram in the off-axis geometry. The accuracy is not much better than the binary-phase off-axis hologram. The diffraction efficiency is increased, but the high sensitivity of the diffraction efficiency to both mask misalignment errors and phase-step errors will most likely negate this advantage. The real advantage of the off-axis geometry relates to the ease of fabrication.
In summary, if the amount of SBWP allocated to an interconnection is a critical constraint and fabrication errors are well controlled, then the modified on-axis diffraction geometry is a better alternative to the straightforward on-axis geometry and off-axis geometry. On the other hand, if fabrication errors are significant and more SBWP can be allocated to the individual interconnections, then a binary-phase offaxis hologram is the better alternative.
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